Contact UsNeed
help
?










Mart > IP Mart

    
Digital Video Scaler By Quotes None 250 MHz None  
The IP Core is a studio  quality video scaler capable  of generating interpolated output images from 16 x 16 up to  216  x 216  pixels in resolution.   The architecture permits seamless scaling (either up or down) depending on the chosen scale factor.  Internally, the scaler uses a 24-bit accumulator and a bank of polyphase FIR filters with 16 phases or interpolation points.  All filter coefficients are programmable, allowing the user to define a wide range of filter characteristics. Pixels flow in and out of the video scaler in accordance with the valid-ready pipeline protocol.  Pixels are transferred into the scaler on a rising clock-edge when pixin_val  is high and pixin_rdy is high.  As such, the pipeline protocol allows both input and output interfaces to be stalled independently. The scaler is partitioned into a horizontal scaling module in series with a vertical scaling module . Application Support for the latest generation video formats with resolutions of 4K and above Video scaling for flat panel displays, portable devices, video consoles, video format converters, set-top boxes, digital TV etc. Conversion of all standard and custom video resolutions such as HD720P to HD1080P, XGA to VGA etc.   Introduction
Color-space Converter By Quotes None 400 MHz None  
This  IP  is a fully pipelined color-space converter that converts pixels between the RGB and YCbCr color spaces.  In total, the IP Core package contains two distinct modules – one module that converts   from   24-bit   RGB   to   30-bit   4:4:4   YCbCr   and   the   other   that performs the reciprocal operation from 4:4:4 YCbCr to RGB.   Application Digital video and image processing  Introduction
Video Frame Buffer By Quotes None 300 MHz None  
VID_FB is a high-speed multi-format video frame buffer that asynchronously samples an input video stream and buffers it in an   external   memory. Output   pixels   are   read   out   of   the   buffer   and synchronised to the system clock domain.  The VID_FB will automatically adapt to different input and output frame rates. If the input frame rate is too high, then the VID_FB will cleanly drop or 'skip' an input frame.  Likewise, if the output frame rate is higher than the input frame rate, then frames will be repeated 3 .   The result is a system that seamlessly adapts to the different frame rates at the input and output of the VID_FB.   Applications Buffering video frames in external memory Real-time digital video applications Genlocking of multiple video sources   Introduction
μIP Price Logic Gate Count Clock Rate Technology   Ratings

 1  2