Micro-IP Inc.

IP Mart

Mart > IP Mart

uIP： 12-Bit 50 MSPS ADC in IBM 180 SOI

uIP ID： 1021669690

μIP Type： Analog μIP

HDL： Verilog Behavioral Model

Warranty： YES

Simulation Tool： Cadence NC-Verilog

Tool Version：

Design Format： GDS & Schematic

Merge In Foundry： NO

Designer Information

Member ID：4422502000000537

Designer Rating：

Feedback received：0

Introduction
Detailed Description

1. Introduction：

MICIP_ADC12 is compact and low power 12-bit analog-to-digital converter silicon IP. This ADC uses 1.5b/stage pipelined architecture optimized for low power and small area.

Search IC/IP/UIP

IP Mart

Mart > IP Mart

Introduction

Detailed Description

1. Introduction：

MICIP_ADC12 is compact and low power 12-bit analog-to-digital converter silicon IP. This ADC uses 1.5b/stage pipelined architecture optimized for low power and small area.

2. License Price：

By Quotes

Multiple License : NO

3. Trial Run Price：

By Quotes

4. Clock Rate：

50 MHz

5. Area：

280 μm^2

6. Technology：

180 nm

7. Version：

1.0

Search IC/IP/UIP

IP Mart

Mart > IP Mart

Introduction

Detailed Description

1. Introduction： MICIP_ADC12 is compact and low power 12-bit analog-to-digital converter silicon IP. This ADC uses 1.5b/stage pipelined architecture optimized for low power and small area.

2. License Price： By Quotes Multiple License : NO

3. Trial Run Price： By Quotes

4. Clock Rate： 50 MHz

5. Area： 280 μm^2

6. Technology： 180 nm

7. Version： 1.0

1. Introduction：

MICIP_ADC12 is compact and low power 12-bit analog-to-digital converter silicon IP. This ADC uses 1.5b/stage pipelined architecture optimized for low power and small area.

2. License Price：

By Quotes

Multiple License : NO

3. Trial Run Price：

By Quotes

4. Clock Rate：

50 MHz

5. Area：

280 μm^2

6. Technology：

180 nm

7. Version：

1.0