14 Bit Rail to Rail DAC |
60000 Points |
75.000 K μm^2 |
1 MHz |
110 nm |
|
|
UIP_DAC14_1M_392231 is compact and low power 14-bit digital-to-analog converter silicon IP. It features wide range input supply voltage from 1.7V to 5.6V. Its single-end output ranges from 0.1 to 0.9 of supply voltage.
This DAC IP is self-biased and optimized for low power and small area. At 1 MHz conversation rate, it only consumes 680uA to drive 15K/50pF loading and occupies silicon area of 0.075 mm2.
APPLICATIONS
General purpose digital to analog converter
Battery monitory system
Housekeeping
Auxiliary functionality
|
Introduction |
USB 3.0 PHY in 110nm |
By Quotes |
1.000 M μm^2 |
25 MHz |
110 nm |
|
|
The IP is a high speed SERDES macro which complies with USB3.0 electrical interface specification. This macro can be easily fabricated to form multiple lanes and implemented in USB systems design, both Host and Device.The IP is supported USB3.0 Super Speed (5Gbps) protocol and data rate.
|
Introduction |
400 mA Buck DC-DC Converter in 110 nm (VBKS0400T110) |
By Quotes |
None |
None |
110 nm |
|
|
Buck DC-DC Converter (Silicon-proven 110 nm, 400mA, excellent efficiency)
The VBKS0400T110 IP core is a Buck DC-DC switching converter that delivers up to 400 mA of load current. It includes voltage, current and clock references, power-on-reset circuitry, overcurrent protection, a temperature sensor and ESD protection. Soft-start circuitry prevents high currents during start-up, and soft-stop circuitry provides a controlled shut-down sequence during a sudden shut down or fault detection.
|
Introduction |
14-Bit 3 MSPS ADC in GSMC110nm |
By Quotes |
322.000 K μm^2 |
3 MHz |
110 nm |
|
|
MCR_GS110_ADC14 is compact and low power 14-bit analog-to-digital converter silicon IP. It has 20 single-end input channel selection multiplexer or 10 differential input channels selection. This ADC uses fully differential SAR architecture optimized for low
The ADC is designed for high dynamic performance for input frequencies up to Nyquist rate.
|
Introduction |
14-Bit 1MSPS DAC in GSMC110nm |
By Quotes |
75.000 K μm^2 |
1 MHz |
110 nm |
|
|
MIC_DAC14 is compact and low power 14-bit digital-to-analog converter silicon IP. It features wide range input supply voltage from 1.7V to 5.6V. Its single-end output ranges from 0.1 to 0.9 of supply voltage.
|
Introduction |
10-bit 165 MSPS ADC IP in 130 nm |
70000 Points |
210.000 K μm^2 |
165 MHz |
130 nm |
|
|
UIP_ADC10_165M_166413 is an ultra-compact and very low power analog-to-digital converter (ADC) silicon IP. The 10-bit 165 MSPS ADC includes an internal custom bandgap voltage reference. It is capable of supplying bias currents to other parallel ADCs.
The ADC uses fully differential pipeline architecture with custom low-disturbance digital correction technique which allows single supply bus for both digital and analog. The ADC is designed for high dynamic performance for input frequencies up to Nyquist. This makes the IP perfectly suitable for video, imaging and communication appliances.
The IP is available in different metal options as well as deep N-well (DNW) option for SoC with high level of substrate noise. It consumes only 48mW at 165 MSPS operation and requires silicon area of 0.21 mm2. The IP does not require any external decoupling and is ideal for integration in mixed-signal systems. The output data of ADC is available in 2’s complement format.
UIP_ADC10_165M_166413 can be used in the following applications:
‧Digital imaging
‧TV/Video
‧Wireless LAN
‧Rx communication channel
‧IOT
|
Introduction |
10-bit 80 MSPS ADC IP in 130 nm |
60000 Points |
210.000 K μm^2 |
80 MHz |
130 nm |
|
|
UIP_ADC10_80M_156287 is an ultra-compact and very low power analog-to-digital converter (ADC) silicon IP. The 10-bit 80 MSPS ADC includes an internal custom bandgap voltage reference. It is capable of supplying bias currents to other parallel ADCs.
The ADC uses fully differential pipeline architecture with custom low-disturbance digital correction technique which allows single supply bus for both digital and analog. The ADC is designed for high dynamic performance for input frequencies up to Nyquist. This makes the IP perfectly suitable for video, imaging and communication appliances.
The IP is available in different metal options as well as deep N-well (DNW) option for SoC with high level of substrate noise. It consumes only 24mW at 80 MSPS operation and requires silicon area of 0.21 mm2. The IP does not require any external decoupling and is ideal for integration in mixed-signal systems. The output data of ADC is available in 2’s complement format.
UIP_ADC10_80M_156287 can be used in the following applications:
‧Digital imaging
‧TV/Video
‧Wireless LAN
‧Rx communication channel
|
Introduction |
4.2V-to-1.2V DC/DC Converter |
By Quotes |
40.000 K μm^2 |
1 MHz |
130 nm |
|
|
The DCDC12 is a 0.13μm DC to DC converter in buck mode cell that converters input voltage to a smaller output voltage. The output voltage can be programmed from 1.05V to 1.3V.An external 10uH inductor is necessary.
|
Introduction |
4.2V-to-1.8V DC/DC Converter |
By Quotes |
40.000 K μm^2 |
1 Hz |
130 nm |
|
|
The DCDC18 is a 0.13μm DC to DC converter in buck mode cell that converters input voltage to a smaller output voltage. The output voltage can be programmed from 1.65V to 1.9V.An external 10uH inductor is necessary.
|
Introduction |
PLL with Multiple Output Frequency |
By Quotes |
40.000 K μm^2 |
12.156 MHz |
130 nm |
|
|
The PLL is a 0.13μm Phase-Locked Loop (PLL) cell that provides a clock multiplier that can generate a stable 48M/96M/120MHz/156MHz clock from a 12MHz clock source. This is a “generic” PLL which integrates the Voltage-Controlled Oscillator (VCO), Phase-Frequency Detector, Low Pass Filter, Loop Divider and Post Divider. This PLL provides an operating voltage range of 1.08V ~ 1.32V, and an operating junction temperature range of -40˚ ~ 125℃.
|
Introduction |