Digital Video Scaler |
By Quotes |
None |
250 MHz |
None |
|
|
The IP Core is a studio quality video scaler capable of generating interpolated output images from 16 x 16 up to 216 x 216 pixels in resolution. The architecture permits seamless scaling (either up or down) depending on the chosen scale factor. Internally, the scaler uses a 24-bit accumulator and a bank of polyphase FIR filters with 16 phases or interpolation points. All filter coefficients are programmable, allowing the user to define a wide range of filter characteristics.
Pixels flow in and out of the video scaler in accordance with the valid-ready pipeline protocol. Pixels are transferred into the scaler on a rising clock-edge when pixin_val is high and pixin_rdy is high. As such, the pipeline protocol allows both input and output interfaces to be stalled independently.
The scaler is partitioned into a horizontal scaling module in series with a vertical scaling module .
Application
Support for the latest generation video formats with resolutions of 4K and above
Video scaling for flat panel displays, portable devices, video consoles, video format converters, set-top boxes, digital TV etc.
Conversion of all standard and custom video resolutions such as HD720P to HD1080P, XGA to VGA etc.
|
Introduction |
Bilinear Video Scaling Engine |
By Quotes |
None |
250 MHz |
None |
|
|
This IP is a very high quality video scaler capable of generating interpolated output images from 16x16 up to 216 x 216 pixels in resolution. The architecture permits seamless scaling (either up or down) depending on the chosen scale factor. Internally, the scaler uses a 24-bit accumulator and a bank of polyphase FIR filters with 16 phases or interpolation points. All filter coefficients are programmable, allowing the user to define a wide range of filter characteristics.
Pixels flow in and out of the scaling engine in accordance with the valid-ready pipeline protocol.As such, the pipeline protocol allows both input and output interfaces to be stalled independently.
The scaler is partitioned into a horizontal scaling section in series with avertical scaling section.
Application
Conversion of popular video formats to any other resolution such as VGA to XGA, SVGA to HD1080 etc.
Picture in Picture (PiP) applications
High quality 24-bit RGB/YCbCr video scaling
|
Introduction |
Digital Video overlay module |
By Quotes |
None |
250 MHz |
None |
|
|
This IP is a highly versatile video multiplexer that allows one video stream to be inserted over another. By cascading a series of video overlay modules together, any number of video sources may be multiplexed together. The module supports input video streams of any resolution or aspect ratio up to 216 x 216 pixels in size. Video overlay parameters may be changed on a frame-by-frame basis to dynamically change the size and position of the video overlay.
Pixels and syncs flow in and out of the video overlay module in accordance with the valid-ready pipeline protocol. The pipeline protocol allows both input and output interfaces to be stalled independently.
In addition, the overlay module supports a number of blending operations including an 8-bit alpha channel and bitwise AND, OR and XOR functions.
Application
Network and Tactical operations centres
Digital-video special effects
Broadcast TV and film production
CCTV and security camera systems
|
Introduction |
AES Codec with 128-bit datapath |
20000 Points |
22.000 K Gates |
260 MHz |
180 nm |
|
|
The IP core implements the NIST FIPS-197 Advanced Encryption Standard and can be programmed to either encrypt or decrypt 128-bit blocks of data using a 128-bit, 192-bit or 256-bit key. The IP has been carefully designed for high throughput applications with optimal logic resources utilization. The encryptor core accepts a 128-bit plaintext input word, and generates a corresponding 128-bit ciphertext output word using a supplied 128, 192, or 256-bit AES key. The decryptor core provides the reverse function, generating plaintext from supplied ciphertext, using the same AES key as was used for encryption. The hardware roundkey expansion logic has been designed as a discrete building block. This allows either to build a complete stand-alone AES solution, or to save logic resources by leaving the key generation process to the user. Alternatively, the roundkey expansion logic can be shared between multiple encryption/decryption cores for optimal silicon area resources utilization. The implementation is very low on latency, high speed with a simple interface for easy integration in SoC applications.
|
Introduction |
SPI slave in mode 3 |
1000 Points |
256.000 Gates |
285 MHz |
130 nm |
|
|
The Serial Peripheral Interface (SPI) bus, established by Motorola, is a synchronous serial data link. It operates in master/slave and full duplex styles. That is, when a master device initiates a transaction and communicates with a certain slave device, they exchange data bit-by-bit. Furthermore, the single master communication is applied to the SPI bus. Thus, there is always a single master device (with one or more slave devices) on it.The SPI bus contains 4 wires, with each named SCK, MOSI, MISO and SS_n respectively. You may also find alternative naming conventions elsewhere. The following table lists their functions and directions:The typical SPI bus architecture is designed as follows:When the SPI master device wants to communicate with a certain slave device, it asserts the SS_n line of that slave device, and then exchange data using the MOSI and MISO lines based on the toggling SCK line.With clock polarity (CPOL) and clock phase (CPHA) set to different values, the SPI bus can operate in 4 modes. These modes are listed in the following table, where provide means that the communicating master and slave devices provide data on the MOSI and MISO lines respectively on the other hand, capture means that the communicating master and slave devices capture data on the MISO and MOSI lines respectively:
|
Introduction |
SPI slave in mode 1 |
1000 Points |
276.000 Gates |
285 MHz |
130 nm |
|
|
The Serial Peripheral Interface (SPI) bus, established by Motorola, is a synchronous serial data link. It operates in master/slave and full duplex styles. That is, when a master device initiates a transaction and communicates with a certain slave device, they exchange data bit-by-bit. Furthermore, the single master communication is applied to the SPI bus. Thus, there is always a single master device (with one or more slave devices) on it.
The SPI bus contains 4 wires, with each named SCK, MOSI, MISO and SS_n respectively. You may also find alternative naming conventions elsewhere. The following table lists their functions and directions:
The typical SPI bus architecture is designed as follows:
When the SPI master device wants to communicate with a certain slave device, it asserts the SS_n line of that slave device, and then exchange data using the MOSI and MISO lines based on the toggling SCK line.
With clock polarity (CPOL) and clock phase (CPHA) set to different values, the SPI bus can operate in 4 modes. These modes are listed in the following table, where provide means that the communicating master and slave devices provide data on the MOSI and MISO lines respectively on the other hand, capture means that the communicating master and slave devices capture data on the MISO and MOSI lines respectively:
|
Introduction |
10-bit 300 MSPS Video DAC IP in 90 nm |
60000 Points |
76.000 K μm^2 |
300 MHz |
90 nm |
|
|
The UIP_DAC10-300M_205370 is a 10-bit DAC designed in low power TSMC 90 nm logic process. It consists of a current steering DAC. The DAC uses a fully differential architecture. The input data of the DAC is in 1.2V, in unsigned format.
A 3.3V supply is used for the analog portion of the IP. This high performance DAC is designed for CVBS standard or RGB Video signal bandwidth. The IP consumes only 41 mA at 300 MSPS operation and utilizes a silicon area of only 0.076 mm2. The IP does not require any external decoupling and is ideal for integration in mixed-signal systems.
The DAC output current is 6-bit programmable. The IP architecture is robust and can be ported to other 90 nm processes.
APPLICATIONS
Composite Video (CVBS)
HDTV
RGB Video
DAC Output Model
|
Introduction |
UART Serial Interface Controller |
By Quotes |
None |
300 MHz |
None |
|
|
UART compatible Serial Interface Controller with receive and transmit FIFOs and support for all standard bit rates from 9600 to 921600 baud.
Applications
UART Communications
RS232, RS422, RS485 etc.
Micro-controller interfacing
|
Introduction |
I2C Master Serial Interface Controller |
By Quotes |
None |
300 MHz |
None |
|
|
Master serial controller compatible with the popular Philips® I2C standard. Features a simple command interface and permits multiple I2C slaves to be controlled directly from ASIC device. Supports standard (100 kbits/s), fast (400 kbits/s) and custom data rates well above 4 Mbits/s. Setup and hold-times on the SDA pin are fully configurable.
Applications
Inter-chip board-level communications
Standard 2-wire comms between a wide range of peripherals, MCUs and COTs ICs
|
Introduction |
I2C Slave Serial Interface Controller |
By Quotes |
None |
300 MHz |
None |
|
|
Slave serial controller compatible with the popular Philips® I2C standard. Permits an I2C Master to communicate with your ASIC device via a set of user-defined config and status registers. Supports standard (100 kbits/s), fast (400 kbits/s) and custom rates in excess of 4 Mbits/s.
Applications
I2C slave communication via your ASIC
Inter-chip board-level communications
|
Introduction |